Repository logo
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • All of DSpace
  • English
  • Català
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Tiếng Việt
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Yкраї́нська
  • Log In
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Zafer Agdelen4"

Now showing 1 - 1 of 1
Results Per Page
Sort Options
  • Loading...
    Thumbnail Image
    Item
    Energizing the Advanced Encryption Standard (AES) for Better Performance
    (International Journal of Scientific & Engineering Research, 2016-04) Sari, Arif; Rahnama, Behnam; Eweoya, Ibukun; Zafer Agdelen4; Agdelen, Zafer
    Security is a never ending challenge. The security researchers must be steps ahead to avoid attacks and threats, thereby keeping businesses running and avoiding calamities. The Advanced Encryption Standard (AES) is to this rescue after its official acceptance and recommendation by National Institute of Standards and Technology (NIST) in 2001. However, timing attacks have called for a modification to it to retain its potency and effectiveness. This research boosts the Rijndael by incorporating an invented playfair ciphering into the algorithm using 256 ASCII codes. The concept counters possible leakages from the S-box lookups from the cache. The research introduces mixcolumn in the last round against the standard to make it a constant time algorithm. The encryption and decryption were validated. Previous researches implemented Architectural and operating system modifications, placing all the lookup tables in CPU registers, Parallel Field Programmable Gate Array (FPGA) implementation , Application Specific Integrated Circuits (ASIC) implementation, the Dynamic Cache Flushing Algorithm but none keeps AES assets of good speed and memory conservation; most especially in embedded systems.

DSpace software copyright © 2002-2025 Abba & King Systems LLC

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback